

Analysis of Geometric Parameter Variation Effect on Electrostatic Characteristics of 3D Double Gate Junctionless Transistor

Achinta Baidya^{1*}, T.R. Lenka² and S. Baishya²

¹Department of Electronics and Communication Engineering, Mizoram University, Aizawl, Mizoram, India

²Department of Electronics and Communication Engineering, National Institute of Technology, Silchar, Assam, India

*Correspondence to:

Achinta Baidya
Department of Electronics and Communication Engineering,
Mizoram University,
Aizawl, Mizoram, India.
E-mail: achintabaidya@yahoo.com

Received: January 03, 2024

Accepted: March 12, 2024

Published: March 15, 2024

Citation: Baidya A, Lenka TR, Baishya S. 2024. Analysis of Geometric Parameter Variation Effect on Electrostatic Characteristics of 3D Double Gate Junctionless Transistor. *NanoWorld J* 10(S1): S158-S163.

Copyright: © 2024 Baidya et al. This is an Open Access article distributed under the terms of the Creative Commons Attribution 4.0 International License (CCBY) (<http://creativecommons.org/licenses/by/4.0/>) which permits commercial use, including reproduction, adaptation, and distribution of the article provided the original author and source are credited.

Published by United Scientific Group

Abstract

In this paper we have investigated the effect of device geometry parameters on junctionless transistor's (JLTs) electrostatic characteristics. Emphasis is given on variation in gate length, gate oxide thickness and channel doping concentration to understand the scalability of JLT. Critical properties like threshold voltage, subthreshold swing, transconductance are evaluated for down scaled JLT structures to understand the optimization of device parameters. Low gate oxide thickness and apposite doping concentration is required to fully deplete the channel and maintain high current, respectively.

Keywords

Junctionless transistor, Short channel effects, Double gate, Transconductance

Introduction

Incessant development in complementary metal-oxide-semiconductor technology has become essential to meet design and implementation issues of the present-day low power, high speed, and high-performance requirements. Devices are down scaled to exhibit improved functionality, high packing density, low power dissipation, and high speed. In the process of extreme scaling of transistor dimensions, conventional metal-oxide-semiconductor (MOS) devices are facing different limitations. As a response of scaling problems, several novel structures and new material are introduced to fulfill the requirements of present VLSI era. To diminish the short channel effects and achieve the goals of modern era researchers have invested their knowledge, infrastructure, and precious time to develop novel devices and new technology. Short channel effects (SCEs) are the main drawback of devices in nanometer regime [1]. Emerging novel structures like Fin-field effect transistors [2-5], silicon-on-insulator [6-9], tunnel field effect transistor [10-12], carbon nanotube field effect transistor [13-15], spin based device [16-18], ferromagnetic logics [19-21], junctionless field effect transistor [22-24] were introduced and investigated to alleviate the challenges of conventional metal-oxide-semiconductor field effect transistor (MOSFETs). Development of such devices may take microelectronics industry to new heights.

As an alternative to conventional devices with junctions, a junction-free exceptional novel structure architecture was firstly proposed in 2009 [22] and later fabricated in 2010 [23]. Though the 'JLT' has a virtue of easy fabrication and eliminates the problems of impurity diffusion and requirement of sharp junction, aggressive scaling study of JLT is very essential to have a complete understanding. In this study, the basic overview of JLT in terms of device structure, operating principle and physics is discussed. Though research on JLTs have proved its technological advantages over conventional inversion mode MOSFETs, no devices are fully free from challenges in extreme scaling conditions. In the paper, a JLT

with double gated structure of 20 nm gate length is considered for investigation. Gate all around transistors provide better electrostatics than fin-field effect transistors or double gates and allow for some additional gate length scaling. So, it may become a key to migrate to 5 nm regime. But gate all around fabrication faces critical challenging in making the patterns, gates, nanowires, and interconnects, which make it not much feasible or not even cost effective. Due to this reason, we chose more easily fabricate-able double gate structure for the study. The emphasis is given on the variation of JLT structural design parameters and electrostatic characteristics variation with the change in JLT parameters.

To assess the challenges to be faced in scaling of JLT device structure, tunability of device parameter is tested in this study. When a new semiconductor device-JLT was introduced, the emphasis was usually given on their device characteristics. Section 2 presents the details of proposed device structure and a computer platform-technology computer aided design (TCAD) Tool used for the study. The simulation models used in TCAD tools are also briefly discussed in the section 2. Further, simulation result is calibrated with an experimental result available for JLT. Section 3 contains the analysis of the electrostatic characteristics of JLT with variable device structure parameter. Subsection 3.1 explains the gate length down scaling effect of JLT on its electrostatic integrity. Channel body thickness and channel doping concentration variation is studied in subsection 3.2 and 3.3, respectively. Gate oxide variation effect on JLT characteristics is explained in 3.4. Lastly, summary of the work is presented in section 4.

Experimentation

Device design environment

Synopsys TCAD tool is used to simulate and analyse the JLT devices for our study. Simulation work comprises of three parts: JLT structure preparation, device physics simulation through different numerical methods and data extraction. 3D JLT structures are built on Synopsys structure editor3D, Device Simulator (Sdevice) used for device physics simulation. Data extractions for output visualization are performed through Svisual, Inspect. Device mashing is performed by mashing engine called from interface available in the structure editor3D. Different physics models are included in Sdevice to simulate for specific conditions and parameter values. Drift-diffusion model and High Field Saturation model are used for current transport and mobility, respectively. Further mobility degradation model – Enormal and recombination models of Auger, SRH and avalanche are also incorporated to bring more effectiveness.

A simple double gate JLT and gate length is considered as 20 nm throughout our investigation unless it is mentioned. 3D structure prepared in Synopsys 3D device structure editor is shown in figure 1. Width and thickness of the silicon wire is 12 nm and 10 nm, respectively. The silicon wire is doped with arsenic of $1.5 \times 10^{19} \text{ cm}^{-3}$ concentration uniformly. Silicon dioxide (SiO_2) of 1 nm thickness is used as a gate oxide for all the devices. Polysilicon gate with work-function 4.23 eV is used at the gate metal. The simulator is calibrated with the




Figure 1: 3D double gated JLT [25].

experimental values available for JLT of 1 μm long gate and 30 nm width [23]. The calibrated result of the simulator for p-type and n-type JLT is shown in figure 2.




Figure 2: Calibration of the simulator against the experimental data available for JLT of 1 μm gate length and 30 nm width.



Results and Discussion

Effect of geometric parameter variation in proposed device

To understand the JLT characteristics variability and dependency with different geometric parameter a synchronized study is required. In this section, we have studied the characteristics and performance of JLT for variable geometric parameters. At a time one parameter is scaled and rests are kept on their proposed value.

Gate length variation of JLT

To see the scalability of the double gate JLT, the gate length is varied from 40 nm to 10 nm. The transfer characteristic of the JLT with different gate length is given in figure 3. Increase in the drain current can be seen with the decrease in gate length. Decrement in threshold voltage also observed with gate length increase. Further, subthreshold swing has increased with the gate length down scaling. Subthreshold swing is 63.8 mV/decade for 40 nm gate length which is very near to the fundamental value 60 mV/decade. But the SS performance deteriorates to 260 mV/decade for 10 nm gate length. In 20 nm gate length, the JLT has 77.7 mV/decade subthreshold swing.





The detail comparison of threshold voltage, subthreshold swing, and ‘on’ current for different gate length with $V_{DS} = 0.05$ V is mentioned in table 1. To make a depletion in n substrate a negative voltage (or $V_{GS} < V_{FB}$) is required to apply at gate. Decrease in gate length in a short channel junctionless device will increase the centre potential of channel. As because in short channel device source and drain are very near, only one minimum channel potential point is present in channel. So, further decrease in the gate length will push the minimum point to higher potential. Due to decrement in barrier height, threshold voltage also decreases. As a result, less amount of gate voltage will be required to turn on the device. On the other hand, more negative voltage is required to make full depletion in channel. This phenomenon is called threshold voltage roll-off. Threshold voltage roll-off also been observed in JLT like IM-MOSFETs. Though current has increased in JLT with shorter gate length, threshold voltage has decreased, and subthreshold swing has deteriorated. The transconductance characteristics of JLT in figure 4 show that transconductance increases with the down scaling of the device. So, analogue characteristics of lower gate length JLT will be better.



Table 1: Performance of JLT for different gate lengths.

Gate length (L_g)	Threshold voltage (V_{th})	Subthreshold swing (mV/decade)	‘On’ current at $V_{GS} = 2$ V
40 nm	-0.214 V	63.8	5.91 μ A
30 nm	-0.223 V	66.8	6.66 μ A
20 nm	-0.304 V	77.7	7.62 μ A
15 nm	-0.359 V	101	8.16 μ A
10 nm	-0.738 V	260	8.67 μ A

Second order transconductance (gm^2) of JLT in figure 5 shows that JLT with higher gate length has lower gm^2 peak and thus it gives better linearity as compared to lower gate length. Third order transconductance (gm^3) of JLT for different gate lengths in figure 6 are similar. In both the characteristics the peaks occur at different values of gate voltage due to their different threshold voltages. Figure 7 shows the transconductance generation factor (TGF, $gm/$



ID) as a function of gate voltage for different gate length of JLT. TGF gives the measure of the effectiveness of generating



conductance. TGF at subthreshold region should be high. TGF decreases with the decrease in gate length of JLT. Above threshold the TGF is constant in JLT for all the gate lengths. Though transconductance (g_m) is higher for lower gate length, it has higher drain current (I_D). So, decrease in gate length decreases TGF (g_m/I_D) due to high 'on' current. Decrease in gate length of JLT make current less effective to achieve higher transconductance.


Channel body thickness variation of JLT

The wafer or body thickness of JLT is another critical design parameter. As the JLT conducts through the bulk or body, the whole body should be depleted to turn off the device. So, thickness of the body plays a crucial role in this case. In case of double gate, the thickness should be such that the depletion from both sides meet each other to turn off the device. So, a thin layer body is always desired in such case. But preparation of very thin uniformly doped silicon layer is very difficult and has a need of advance process flow. Due to this, the thickness scalability for double gate JLT is very important to understand the maximum possible thickness of the device structure.

Keeping gate length (20 nm), oxide thickness (1 nm), silicon nanowire/body width (12 nm), and channel doping concentration ($1.5 \times 10^{19} \text{ cm}^{-3}$) constant, the nanowire/body thickness is varied from 5 nm to 15 nm. Figure 8 shows the drain current vs gate voltage for JLT with silicon body thickness 5 nm, 10 nm, and 15 nm. Though JLT with high silicon body thickness have high drain current, they require high negative gate voltage to turn off the device. So, threshold voltage moves toward negative in case of wider silicon body. Threshold voltage is found to be 0.134 V and -0.304 V for silicon body thickness of 5 nm and 10 nm, respectively. Subthreshold swing is found to be 64 mV/decade and 77.7 mV/decade for silicon body thickness of 5 nm and 10 nm, respectively, whereas JLT with silicon body thickness 15 nm has not turned off.

The electron density in silicon body for gate voltage -1.5 V is shown in figure 9 for JLT with silicon body thickness 5 nm, 10 nm, and 15 nm. Electron density in figure 9a and figure 9b

show that JLT with silicon body thickness 5 nm and 10 nm are fully depleted at gate voltage -1.5 V. But JLT with silicon body thickness 15 nm only have partially depleted body and channel between source and drain still exists (Figure 9c). So, the body thickness is too high to be depleted by double gate of JLT.



Channel doping variation of JLT

Channel doping is another important parameter for any MOS device design. In JLT a uniformly doped silicon nanowire is required. Thin layer body with heavy doping is also has problem of random dopant fluctuation. The ID-VG characteristics of proposed JLT structure with different channel doping are shown in figure 10. As low doped body is easier to deplete, JLT with low doping concentration has more positive threshold voltage. But JLT with lightly doped body gives very less current. As proposed double gate JLT is using a thin silicon body, a high doping is required to achieve enough current. Subthreshold swing, threshold voltage and on-current details for different channel doping concentration in JLT are given in table 2.




Figure 10: Gate transfer characteristics of JLT for different channel doping concentrations.

Channel doping (N_D)	Threshold voltage (V_{th})	Subthreshold swing (mV/decade)	'On' current at $V_{GS} = 2V$
$1.5 \times 10^{19} \text{ cm}^{-3}$	-0.304 V	77.7	7.62 μA
$1.5 \times 10^{18} \text{ cm}^{-3}$	0.289 V	73	2.34 μA
$1.5 \times 10^{17} \text{ cm}^{-3}$	0.309 V	72.9	0.31 μA
$1.5 \times 10^{16} \text{ cm}^{-3}$	0.333 V	71.2	0.032 μA

Gate oxide thickness variation of JLT

The gate oxide thickness is very important part of a MOS operation. Dielectric constant (k) of oxide and oxide thickness controls the MOS capacitance. Thin oxide layer will increase the gate capacitance and control of gate over the channel will be stronger. The channel will be easily depleted in less negative gate voltage in JLT with thin gate oxide. To analyze the effect of gate oxide thickness on n-channel double gate JLT electrical characteristics, the JLT structure is simulated for different gate oxide (SiO_2) thickness. Figure 11 shows JLT transfer characteristics for different gate oxide thickness. Table 3 explains the performance of JLT for different gate




Table 3: Performance comparison of JLT for different gate oxide thicknesses.

Gate oxide thickness (T_{ox})	Threshold voltage (V_{th})	Subthreshold swing (mV/decade)	'On' current at $V_{GS} = 2V$
5 nm	-1.918 V	270	5.66 μA
4 nm	-1.522 V	133	5.93 μA
3 nm	-1.130 V	110	6.26 μA
2 nm	-0.736 V	95	6.84 μA
1.5 nm	-0.518 V	86.5	7.06 μA
1 nm	-0.304 V	77.7	7.62 μA

oxide thickness. JLT with 1 nm gate oxide achieves better subthreshold swing and threshold voltage as compared to other higher gate oxide thickness. 'On' current also high in case of JLT with 1 nm gate oxide, due to its high gate capacitance. A suitable gate oxide thickness is to be chosen to restrict leakage current through the thin gate insulator.

Conclusion

Though JLTs are more immune to SCEs as compared to conventional MOSFETs, they are not fully free from SCEs. Gate length variation analysis of JLT shows that JLT performance is deteriorated due to down scaling of the physical gate length. In this paper investigation is performed to understand the device working and effect of geometric design parameter variation on the device characteristics. A thin layer body is required to guarantee the full depletion and full control of gate over channel. Less negative voltage in gate is required for full depletion of channel with low doping concentration. Adequate high doping in ultra-thin channel is required to ensure a good amount of on current. To increase the gate, control a thin gate oxide layer is needed.

Acknowledgments

None.

Conflict of Interest

There are no known conflicts of interest in person or financial..

References

- Frank DJ, Dennard RH, Nowak E, Solomon PM, Taur Y, et al. 2001. Device scaling limits of Si MOSFETs and their application dependencies. *Proc IEEE* 89(3): 259-288. <https://doi.org/10.1109/5.915374>
- Hisamoto D, Lee WC, Kedzierski J, Takeuchi H, Asano K, et al. 2000. FinFET - a self-aligned double-gate MOSFET scalable to 20 nm. *IEEE Trans Electron Devices* 47(12): 2320-2325. <https://doi.org/10.1109/16.887014>
- Zhang W, Fossum JG, Mathew L, Du Y. 2005. Physical insights regarding design and performance of independent-gate FinFETs. *IEEE Trans Electron Devices* 52(10): 2198-2206. <https://doi.org/10.1109/TED.2005.856184>
- Endo K, Liu Y, Masahara M, Matsukawa T, Suzuki E. 2007. Fabrication and power-management demonstration of four-terminal FinFETs. *ECS Trans* 6(4): 71. <https://doi.org/10.1149/1.2728843>
- Colinge JP, Baie X, Bayot V, Grivei E. 1996. A silicon-on-insulator quantum wire. *Solid State Electron* 39(1): 49-51. [https://doi.org/10.1016/0038-1101\(95\)00094-A](https://doi.org/10.1016/0038-1101(95)00094-A)
- Lemme MC, Mollenhauer T, Henschel W, Wahlbrink T, Baus M, et al. 2004. Subthreshold behavior of triple-gate MOSFETs on SOI Material. *Solid State Electron* 48(4): 529-534. <https://doi.org/10.1016/j.sse.2003.09.027>
- Suzuki K, Tanaka T, Tosaka Y, Horie H, Arimoto Y. 1993. Scaling theory for double-gate SOI MOSFET's. *IEEE Trans Electron Devices* 40(12): 2326-2329. <https://doi.org/10.1109/16.249482>
- Park JT, Colinge JP. 2002. Multiple-gate SOI MOSFETs: device design guidelines. *IEEE Trans Electron Devices* 49(12): 2222-2229. <https://doi.org/10.1109/TED.2002.805634>
- Takeda E, Matsuoka H, Igura Y, Asai S. 1988. A band to band tunneling MOS device (B/sup 2/T-MOSFET) - A kind of 'Si quantum device'. Technical Digest, International Electron Devices Meeting, San Francisco, CA, USA.
- Choi WY, Park BG, Lee JD, Liu TJ. 2007. Tunneling field-effect transistors (TFETs) with subthreshold swing (SS) less than 60 mV/dec. *IEEE Electron Device Lett* 28(8): 743-745. <https://doi.org/10.1109/LED.2007.901273>
- Boucart K, Ionescu AM. 2007. Double-gate tunnel FET with high-κ gate dielectric. *IEEE Trans Electron Devices* 54(7): 1725-1733. <https://doi.org/10.1109/TED.2007.899389>
- Iijima S. 1991. Helical microtubules of graphitic carbon. *Nature* 354(6348): 56-58. <https://doi.org/10.1038/354056a0>
- Avouris P, Chen J. 2006. Carbon nanotube electronics and optoelectronics. *Mater Today* 9(10): 46-54. [https://doi.org/10.1016/S1369-7021\(06\)71653-4](https://doi.org/10.1016/S1369-7021(06)71653-4)
- O'Connor I, Liu J, Gaffiot F, Prégaldiny F, Lallement C, et al. 2007. CNTFET modeling and reconfigurable logic-circuit design. *IEEE Trans Circuits Syst* 54(11): 2365-2379. <https://doi.org/10.1109/TCSI.2007.907835>
- Haji-Nasiri S, Moravvej-Farshi MK. 2013. Stability analysis in CNTFETs. *IEEE Electron Device Lett* 34(2): 301-313. <https://doi.org/10.1109/LED.2012.2235136>
- Fong X, Kim Y, Venkatesan R, Choday SH, Raghunathan A, et al. 2016. Spin-transfer torque memories: devices, circuits, and systems. *Proc IEEE* 104(7): 1449-1488. <https://doi.org/10.1109/JPROC.2016.2521712>
- Wang S, Cai L, Qi K, Yang X, Feng C, et al. 2016. Impact of nanomagnets size on switching behaviour of all spin logic devices. *Micro Nano Lett* 11(9): 508-513. <https://doi.org/10.1049/mnl.2016.0163>
- Chen X, Wang Q, Bai F, Tang X, Zhang H, et al. 2016. A methodology to design spin-wave-based logic gates in a single ferromagnetic nanostripe using spin-transfer torque effects. *IEEE Trans Magn* 52(7): 1-4. <https://doi.org/10.1109/TMAG.2016.2524637>
- Hu XK, Dey H, Liebing N, Csaba G, Orlov A, et al. 2015. Edge-mode resonance-assisted switching of nanomagnet logic elements. *IEEE Trans Magn* 51(11): 1-4. <https://doi.org/10.1109/TMAG.2015.2435901>
- Behin-Aein B, Salahuddin S, Datta S. 2009. Switching energy of ferromagnetic logic bits. *IEEE Trans Nanotechnol* 8(4): 505-514. <https://doi.org/10.1109/TNANO.2009.2016657>
- Ju X, Wartenburg S, Rezgani J, Becherer M, Kiermaier J, et al. 2011. Nanomagnet logic from partially irradiated Co/Pt nanomagnets. *IEEE Trans Nanotechnol* 11(1): 97-104. <https://doi.org/10.1109/TNANO.2011.2157974>
- Lee CW, Afzalain A, Akhavan ND, Yan R, Ferain I, et al. 2009. Junctionless multigate field-effect transistor. *Appl Phys Lett* 94(5). <https://doi.org/10.1063/1.3079411>
- Colinge JP, Lee CW, Afzalain A, Akhavan ND, Yan R, et al. 2010. Nanowire transistors without junctions. *Nat Nanotechnol* 5(3): 225-229. <https://doi.org/10.1038/nnano.2010.15>
- Colinge JP, Lee CW, Dehdashti Akhavan N, Yan R, Ferain I, et al. 2011. Junctionless Transistors: Physics and Properties. In Nazarov A, Colinge JP, Balestra F, Raskin JP, Gamiz F, et al. (eds) *Semiconductor-On-Insulator Materials for Nanoelectronics Applications*. Springer, Berlin, pp 187-200.
- Baidya A, Krishnan V, Baishya S, Lenka TR. 2015. Effect of thin gate dielectrics and gate materials on simulated device characteristics of 3D double gate JNT. *Superlattices Microstruct* 77: 209-218. <https://doi.org/10.1016/j.spmi.2014.11.007>